Digital Circuits Entrance Exams Online Exam Quiz

Digital Circuits Entrance Exams GK Quiz. Question and Answers related to Digital Circuits Entrance Exams. MCQ (Multiple Choice Questions with answers about Digital Circuits Entrance Exams

For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be ___________

Options

A : 1

B : 0

C : Don’t care

D : Toggle

View Answer

For D flip-flop to JK flip-flop, the characteristics equation is given by ___________

Options

A : D=JQ(p)’+Q(p)K’

B : D=JQ(p)’+KQ(p)’

C : D=JQ(p)+Q(p)K’

D : D=J’Q(p)+Q(p)K

View Answer

For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as ___________

Options

A : External inputs to S and R

B : Internal inputs to S and R

C : External inputs to combinational circuit

D : Internal inputs to combinational circuit

View Answer

The K-map simplification for realisation of SR flip-flop from JK flip-flop is ___________

Options

A : J=1, K=0

B : J=R, K=S

C : J=S, K=R

D : J=0, K=1

View Answer

For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be ___________

Options

A : J=1, K=1

B : J=X, K=1

C : J=1, K=X

D : J=0, K=0

View Answer

To realise one flip-flop using another flip-flop along with a combinational circuit, known as ____________

Options

A : PREVIOUS state decoder

B : NEXT state decoder

C : MIDDLE state decoder

D : PRESENT state decoder

View Answer

For realisation of D flip-flop from SR flip-flop, the external input is given through ___________

Options

A : S

B : R

C : D

D : Both S and R

View Answer

For realisation of SR flip-flop from JK flip-flop, the excitation input will be obtained from ___________

Options

A : S and R

B : R input

C : J and K input

D : D input

View Answer

For realisation of JK flip-flop from SR flip-flop, if J=0 & K=0 then the input is ___________

Options

A : S=0, R=0

B : S=0, R=X

C : S=X, R=0

D : S=X, R=X

View Answer

For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be ___________

Options

A : S=0, R=1

B : S=X, R=0

C : S=1, R=0

D : S=1, R=1

View Answer

Chemical Engineering Basics - Part 1 more Online Exam Quiz

Digital Circuits D Flip Flop

Digital Circuits Digital Integrated Circuits 1

Digital Circuits Diode Transistor Logic

Digital Circuits Emitter Coupled Logic

Digital Circuits Encoders

Digital Circuits Erasable Programmable Read Only Memory

Digital Circuits Experienced

Digital Circuits Fast Adder Serial Adder 1

Digital Circuits Flip Flops 1

Digital Circuits Freshers