Question: For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be ___________
Options
A : S=0, R=1
B : S=X, R=0
C : S=1, R=0
D : S=1, R=1
Previous ||
Digital Circuits Entrance Exams more questions
Which of the following array position will be occupied by....
Bridge sensitivity is defined as _________
What is an ambiguous condition in a NAND based S’-R’....
Which of the following is true relation among s-domain and....
For realisation of JK flip-flop from SR flip-flop, if J=0....
What is the equation used to obtain S component of....
What is the general form of representation of log transformation?
What is the general form of representation of power transformation?
Which expression is obtained by performing the negative transformation on....
If r=b e? cot?a, where a, b are constants then....
Chemical Engineering Basics - Part 1 more Online Exam Quiz
Digital Circuits Digital Integrated Circuits 1
Digital Circuits Diode Transistor Logic
Digital Circuits Emitter Coupled Logic
Digital Circuits Erasable Programmable Read Only Memory