Digital Circuits Digital Integrated Circuits 1 Online Exam Quiz
Digital Circuits Digital Integrated Circuits 1 GK Quiz. Question and Answers related to Digital Circuits Digital Integrated Circuits 1. MCQ (Multiple Choice Questions with answers about Digital Circuits Digital Integrated Circuits 1
What is the static charge that can be stored by your body as you walk across a carpet?
Options
A : 300 volts
B : 3000 volts
C : 30000 volts
D : Over 30000 volts
What must be done to interface TTL to CMOS?
Options
A : A dropping resistor must be used on the CMOS of 12 V supply to reduce it to 5 V for the TTL
B : As long as the CMOS supply voltage is 5 V they can be interfaced (however, the fan-out of the TTL is limited to five CMOS gates)
C : A 5 V zener diode must be placed across the inputs of the TTL gates in order to protect them from the higher output voltages of the CMOS gates
D : A pull-up resistor must be used between the TTL output-CMOS input node and Vcc; the value of RP will depend on the number of CMOS gates connected to the node
Logic circuits that are designated as buffers, drivers or buffers/drivers are designed to have _______________
Options
A : A greater current/voltage capability than an ordinary logic circuit
B : Greater input current/voltage capability than an ordinary logic circuit
C : A smaller output current/voltage capability than an ordinary logic
D : Greater the input and output current/voltage capability than an ordinary logic circuit
Why is the fan-out of CMOS gates frequency dependent?
Options
A : Each CMOS input gate has a specific propagation time and this limits the number of different gates that can be connected to the output of a CMOS gate
B : When the frequency reaches the critical value the gate will only be capable of delivering 70% of the normal output voltage and consequently the output power will be one-half of normal and this defines the upper operating frequency
C : The higher number of gates attached to the output the more frequently they will have to be serviced thus reducing the frequency at which each will be serviced with an input signal
D : The input gates of the FETs are predominantly capacitive and as the signal frequency increases the capacitive loading also increases thereby limiting the number of loads that may be attached to the output of the driving gate
Which of the following will not normally be found on a data sheet?
Options
A : Minimum HIGH level output voltage
B : Maximum LOW level output voltage
C : Minimum LOW level output voltage
D : Maximum HIGH level input current
Which of the following logic families has the highest maximum clock frequency?
Options
A : S-TTL
B : AS-TTL
C : HS-TTL
D : HCMOS
Which of the following logic families has the shortest propagation delay?
Options
A : S-TTL
B : AS-TTL
C : HS-TTL
D : HCMOS
What are the major differences between the 5400 and 7400 series of ICs?
Options
A : The 5400 series are military grade and require tighter supply voltages and temperatures
B : The 5400 series are military grade and allow for a wider range of supply voltages and temperatures
C : The 7400 series are an improvement over the original 5400s
D : The 7400 series was originally developed by Texas Instruments and the 5400 series was brought out by National Semiconductors after TI’s patents expired as a second supply source
Which of the following statements apply to CMOS devices?
Options
A : The devices should not be inserted into circuits with the power on
B : All tools, test equipment and metal workbenches should be tied to earth ground
C : The devices should be stored and shipped in antistatic tubes or conductive foam
D : All of the Mentioned
What causes low-power Schottky TTL to use less power than the 74XX series TTL?
Options
A : The Schottky-clamped transistor
B : A larger value resistor
C : The Schottky-clamped MOSFET
D : A small value resistor
Chemical Engineering Basics - Part 1 more Online Exam Quiz
Digital Circuits Counter Implementation Applications
Digital Circuits Demultiplexers Data Distributors 1
Digital Circuits Diode Transistor Logic
Digital Circuits Emitter Coupled Logic