Question: What happens to the parallel output word in an asynchronous binary down counter whenever a clock pulse occurs?
Options
A : The output word decreases by 1.
B : The output word decreases by 2.
C : The output word increases by 1.
D : The output word increases by 2.
Sequential Logic Circuits - General Questions more questions
When the output of a tri-state shift register is disabled,....
A comparison between ring and johnson counters indicates that:
A sequence of equally spaced timing pulses may be easily....
What is meant by parallel-loading the register?
What is a shift register that will accept a parallel....
Mod-6 and mod-12 counters are most commonly used in:
What is the current flow through R1, R2, and R3?
One of the most common applications of a potentiometer is....
If the resistance total in a series circuit doubles, current....
Alternating Current vs Direct Current - General Questions more Online Exam Quiz
Measurement, Conversion and Control - General Questions
Resistance and Power - General Questions
Semiconductor Memory - General Questions
Semiconductor Principles - General Questions
Standard Logic Devices (SLD) - General Questions
Testing and Troubleshooting - General Questions
Thyristors and Tranducers - General Questions