Protected Virtual Address Mode (PVAM) -2 Online Exam Quiz
Protected Virtual Address Mode (PVAM) -2 GK Quiz. Question and Answers related to Protected Virtual Address Mode (PVAM) -2. MCQ (Multiple Choice Questions with answers about Protected Virtual Address Mode (PVAM) -2
If table indicator, TI=0, then the descriptor table selected is
Options
A : local descriptor table
B : global descriptor table
C : local and global descriptor table
D : none of the mentioned
The descriptor that is used to store task gates, interrupt gates and trap gates is
Options
A : system descriptor table
B : gate descriptor table
C : interrupt descriptor table
D : none of the mentioned
The gate descriptor contains the information of
Options
A : destination of control transfer
B : stack manipulations
C : privilege level
D : all of the mentioned
The gate that is used to alter the privilege levels is
Options
A : call gate
B : task gate
C : interrupt gate
D : trap gate
The gate that is used to specify a corresponding service routine is
Options
A : call gate and trap gate
B : task gate and interrupt gate
C : interrupt gate and trap gate
D : task gate and trap gate
The gate that is used to switch from one task to another is
Options
A : trap gate
B : task gate
C : task gate and trap gate
D : none of the mentioned
The gate that uses word count field is
Options
A : trap gate
B : task gate
C : interrupt gate
D : call gate
The instruction that is executed at privilege level zero (0) is
Options
A : LDT
B : LGDT and LLDT
C : GDT
D : None of the mentioned
The instruction that loads a selector which refers to a local descriptor table, containing the base address and limit for LDT is
Options
A : LGT
B : GDT
C : LGDT
D : LLDT
The memory that maintains the most frequently required data for execution, in a high speed memory is called
Options
A : virtual memory
B : physical memory
C : cache memory
D : ROM (read only memory)
Protected Virtual Address Mode (PVAM) -2 more Online Exam Quiz
Hardness Test - Torsion Stress for Large Plastic Strains
Components Interconnection and Impedance Matching
Activators and Repressors Participate in Positive and Negative Regulation
Handling Errors and Processing Command Options
Advanced Problems on Network Theorems - 2