Question: Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________
Options
A : 00
B : 11
C : 01
D : 10
Digital Circuits Questions Bank more questions
The phase angle of the system G(s) =s+5/s2+4s+9;varies between
The OLTF of a unity feedback system is K(s+2)(s+4)/(s+5)(s+6) the....
What is the most suitable temperature for the diazotisation reaction....
What is the most suitable temperature for the formation of....
The NOR gate output will be high if the two....
emf is zero if the angle between velocity and length....
In a series RLC circuit, the phase difference between the....
In a series RLC circuit, the phase difference between the....
In a series RLC circuit, the phase difference between the....
In a series RLC circuit, the phase difference between the....
Chemical Engineering Basics - Part 1 more Online Exam Quiz
Digital Circuits Procedure Design Combinational Circutis
Digital Circuits Programmable Array Logic
Digital Circuits Programmable Logic Array
Digital Circuits Programmable Read Only Memory 1
Digital Circuits Propagation Delay Ripple Counter
Digital Circuits Questions Quiz Online
Digital Circuits Random Access Memory 1